Skip to content
cyber journey

#memory

6 entries across collections.

Professor Messer A+ 220-1201 objective 3.3 — RAM vs storage, DIMM and SO-DIMM, 64-bit data width, SDRAM, double data rate, and DDR3/DDR4/DDR5 compatibility and keying.

Resource Cheatsheet

Professor Messer A+ 220-1201 objective 3.3 — parity memory and even-parity calculation, ECC memory, memory bandwidth in MT/s, and multi-channel RAM.

Resource Cheatsheet

Full class notes for Professor Messer A+ 220-1201 objective 3.3: RAM vs storage, DIMM and SO-DIMM, 64-bit data width, SDRAM, double data rate, and DDR3/DDR4/DDR5 compatibility and keying.

Lesson Note

Code ch. 17 — feeding outputs back to inputs: the oscillator (a clock), R-S flip-flops, D latches, edge-triggered flip-flops, dividers and counters.

Resource Cheatsheet

Code ch. 19 — building RAM from latches: addresses, decoders to write, selectors to read, address lines vs capacity, and why RAM is volatile.

Resource Cheatsheet

Search