A+ Core 1 3.5 — Intel vs AMD sockets, zero-force CPU install, and multisocket server motherboards.
Resource Cheatsheet
#cpu
9 entries across collections.
A+ Core 1 3.5 — 32-bit vs 64-bit (x86/x64), ARM architecture, and multi-core CPUs.
Resource Cheatsheet
Full class notes for A+ Core 1 3.5: Intel vs AMD sockets, installing a CPU, and multisocket server motherboards.
Lesson Note
Full class notes for A+ Core 1 3.5: 32-bit vs 64-bit (x86/x64), ARM architecture, and multi-core CPUs.
Lesson Note
Code ch. 20 — adder plus memory plus a counter: stepping through memory automatically, then storing instruction codes alongside data.
Resource Cheatsheet
Code ch. 21 — the ALU: add/subtract plus AND, OR, XOR selected by a function code, with status flags for carry, zero and sign.
Resource Cheatsheet
Code ch. 22 — registers as fast on-chip storage, the data/address/control busses that move bytes around, three-state buffers, and the fetch-execute cycle.
Resource Cheatsheet
Code ch. 23 — the control unit: turning opcodes into the timed signals that steer registers, ALU and memory, instruction sets and microcode.
Resource Cheatsheet
Code ch. 24 — changing the program counter: unconditional and conditional jumps, loops, the stack, and CALL/RETURN for subroutines.
Resource Cheatsheet